Congestion-Aware Scheduling Across Heterogeneous Chiplet Interconnects
32相关性 / 100
Relevance
标题与摘要匹配“Processor and VLIW Architecture”中的chiplet interconnect。
该条目只有相关性判断，尚未生成结构化深度摘要。
展开原始摘要
A runtime scheduler coordinates accelerator tasks over a heterogeneous chiplet interconnect. The architecture simulation evaluates latency, throughput, and link utilization under bursty traffic.